Freescale Semiconductor /MKL28T7_CORE1 /SCG /SIRCDIV

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SIRCDIV

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (000)SIRCDIV1 0 (000)SIRCDIV2 0 (000)SIRCDIV3

SIRCDIV2=000, SIRCDIV3=000, SIRCDIV1=000

Description

Slow IRC Divide Register

Fields

SIRCDIV1

Slow IRC Clock Divide 1

0 (000): Output disabled

1 (001): Divide by 1

2 (010): Divide by 2

3 (011): Divide by 4

4 (100): Divide by 8

5 (101): Divide by 16

6 (110): Divide by 32

7 (111): Divide by 64

SIRCDIV2

Slow IRC Clock Divide 2

0 (000): Output disabled

1 (001): Divide by 1

2 (010): Divide by 2

3 (011): Divide by 4

4 (100): Divide by 8

5 (101): Divide by 16

6 (110): Divide by 32

7 (111): Divide by 64

SIRCDIV3

Slow IRC Clock Divider 3

0 (000): Output disabled

1 (001): Divide by 1

2 (010): Divide by 2

3 (011): Divide by 4

4 (100): Divide by 8

5 (101): Divide by 16

6 (110): Divide by 32

7 (111): Divide by 64

Links

() ()